ADC1112D125

Dual 11-bit ADC; CMOS or LVDS DDR digital outputs

Rev. 2 — 3 March 2011

Product data sheet

General description 1.

The ADC1112D125 is a dual channel 11-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power consumption. Pipelined architecture and output error correction ensure the ADC1112D125 is accurate enough to guarantee zero missing codes over the entire operating range. Supplied from a single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in Complementary Metal Oxide Semiconductor (CMOS) mode, because of a separate digital output supply. It supports the Low Voltage Differential Signalling (LVDS) Double Data Rate (DDR) output standard. An integrated Serial Peripheral Interface (SPI) allows the user to easily configure the ADC. The device also includes a programmable full-scale SPI to allow a flexible input voltage range of 1 V (p-p) to 2 V (p-p). With excellent dynamic performance from the baseband to input frequencies of 170 MHz or more, the ADC1112D125 is ideal for use in communications, imaging and medical applications.

2. **Features and benefits**

- SNR, 66.2 dBFS
- SFDR, 87 dBc
- Sample rate up to 125 Msps
- Clock input divided by 2 to reduce jitter
 Duty cycle stabilizer contribution
- Single 3 V supply
- Flexible input voltage range: 1 V (p-p) to 2 V (p-p)
- CMOS or LVDS DDR digital outputs
- Power-down and Sleep modes

- Input bandwidth, 600 MHz
- Power dissipation, 1230 mW
- Serial Peripheral Interface (SPI)
- Fast OuT-of-Range (OTR) detection
- Pin and software compatible with ADC1412D series and ADC1212D series.
- Offset binary, two's complement, gray
- HVQFN64 package

Applications

- Wireless and wired broadband communications
- Spectral analysis
- Ultrasound equipment

- Portable instrumentation
- Imaging systems
- Software defined radio




Ordering information

Table 1. **Ordering information**

Type number	f _s (Msps)	Package		
		Name	Description	Version
ADC1112D125HN/C1	125	HVQFN64	plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body $9 \times 9 \times 0.85$ mm	SOT804-3


Block diagram 5.



6. Pinning information

6.1 CMOS outputs selected

6.1.1 Pinning



6.1.2 Pin description

Table 2. Pin description (CMOS digital outputs)

Symbol	Pin	Type[1]	Description
INAP	1	I	analog input; channel A
INAM	2	I	complementary analog input; channel A
AGND	3	G	analog ground
VCMA	4	0	common-mode output voltage; channel A
REFAT	5	0	top reference; channel A
REFAB	6	0	bottom reference; channel A
AGND	7	G	analog ground
CLKP	8	I	clock input
CLKM	9	I	complementary clock input
AGND	10	G	analog ground
REFBB	11	0	bottom reference; channel B
REFBT	12	0	top reference; channel B

 Table 2.
 Pin description (CMOS digital outputs) ...continued

Symbol	Pin	Type[1]	Description
VCMB	13	0	common-mode output voltage; channel B
AGND	14	G	analog ground
INBM	15	I	complementary analog input; channel B
INBP	16	<u> </u>	analog input; channel B
VDDA	17	P	
		-	analog power supply
VDDA	18	Р	analog power supply SPI clock/data format select
SCLK/DFS	19	I I/O	
SDIO/ODS	20		SPI data input/output/output data standard
CS	21		SPI chip select, active LOW
CTRL	22	ı	control mode select
DECB	23	0	regulator decoupling node; channel B
OTRB	24	0	out-of-range; channel B
DB10	25	0	data output bit 10 (Most Significant Bit (MSB)); channel B
DB9	26	0	data output bit 9; channel B
DB8	27	0	data output bit 8; channel B
DB7	28	0	data output bit 7; channel B
DB6	29	0	data output bit 6; channel B
DB5	30	0	data output bit 5; channel B
VDDO	31	Р	output power supply
VDDO	32	Р	output power supply
DB4	33	0	data output bit 4; channel B
DB3	34	0	data output bit 3; channel B
DB2	35	0	data output bit 2; channel B
DB1	36	0	data output bit 1; channel B
DB0	37	0	data output bit 0 (Least Significant Bit (LSB)); channel B
n.c.	38	0	not connected
n.c.	39	0	not connected
n.c.	40	0	not connected
n.c.	41	-	not connected
DAV	42	0	data valid output clock
n.c.	43	0	not connected
n.c.	44	0	not connected
n.c.	45	0	not connected
DA0	46	0	data output bit 0 (LSB); channel A
DA1	47	0	data output bit 1; channel A
DA2	48	0	data output bit 2; channel A
VDDO	49	Р	output power supply
VDDO	50	Р	output power supply
DA3	51	0	data output bit 3; channel A
DA4	52	0	data output bit 4; channel A
DA5	53	0	data output bit 5; channel A
DA6	54	0	data output bit 6; channel A
DA7	55	0	data output bit 7; channel A
DA8	56	0	data output bit 8; channel A
_,	55	•	asia sulput sit of oliaililoi / t


Table 2. Pin description (CMOS digital outputs) ...continued

; channel A
: channel A
,
0 (MSB); channel A
annel A
oling node; channel A
ipply
amming pin
e input/output
ipply

^[1] P: power supply; G: ground; I: input; O: output; I/O: input/output.

6.2 LVDS DDR outputs selected

6.2.1 Pinning



6.2.2 Pin description

Table 3. Pin description (LVDS DDR) digital outputs)[1]

Symbol	Pin	Type ^[2]	Description
DB9_DB10_M	25	0	differential output data DB9 and DB10 multiplexed, complement
DB9_DB10_P	26	0	differential output data DB9 and DB10 multiplexed, true
DB7_DB8_M	27	0	differential output data DB7and DB8 multiplexed, complement
DB7_DB8_P	28	0	differential output data DB7 and DB8 multiplexed, true
DB5_DB6_M	29	0	differential output data DB5 and DB6 multiplexed, complement
DB5_DB6_P	30	0	differential output data DB5 and DB6 multiplexed, true
DB3_DB4_M	33	0	differential output data DB3 and DB4 multiplexed, complement
DB3_DB4_P	34	0	differential output data DB3 and DB4 multiplexed, true
DB1_DB2_M	35	0	differential output data DB1 and DB2 multiplexed, complement
DB1_DB2_P	36	0	differential output data DB1 and DB2 multiplexed, true
LOW_DB0_M	37	0	differential output data DB0 multiplexed, complement
LOW_DB0_P	38	0	differential output data DB0 multiplexed, true
n.c.	39	0	not connected
n.c.	40	0	not connected
DAVM	41	0	data valid output clock, complement
DAVP	42	0	data valid output clock, true
n.c.	43	0	not connected
n.c.	44	0	not connected
LOW_DA0_P	45	0	differential output data DA0 multiplexed, true
LOW_DA0_M	46	0	differential output data DA0 multiplexed, complement
DA1_DA2_P	47	0	differential output data DA1 and DA2 multiplexed, true
DA1_DA2_M	48	0	differential output data DA1 and DA2 multiplexed, complement
DA3_DA4_P	51	0	differential output data DA3 and DA4 multiplexed, true
DA3_DA4_M	52	0	differential output data DA3 and DA4 multiplexed, complement
DA5_DA6_P	53	0	differential output data DA5 and DA6 multiplexed, true
DA5_DA6_M	54	0	differential output data DA5 and DA6 multiplexed, complement
DA7_DA8_P	55	0	differential output data DA7 and DA8 multiplexed, true
DA7_DA8_M	56	0	differential output data DA7 and DA8 multiplexed, complement
DA9_DA10_P	57	0	differential output data DA9 and DA10 multiplexed, true
DA9_DA10_M	58	0	differential output data DA9 and DA10 multiplexed, complement

^[1] Pins 1 to 24, pin 59 to 64 and pins 31, 32, 49 and 50 are the same for both CMOS and LVDS DDR outputs (see Table 2).

^[2] P: power supply; G: ground; I: input; O: output; I/O: input/output.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Vo	output voltage	pins DA10 to DA0 and DB10 to DB0 or pins DA9_DA10_P to LOW_DA0_P, DA9_DA10_M to LOW_DA0_M, DB9_DB10_P to LOW_DB0_P and DB9_DB10_M to LOW_DB0_M	-0.4	+3.9	V
V_{DDA}	analog supply voltage		-0.4	+3.9	V
V_{DDO}	output supply voltage		-0.4	+3.9	V
T _{stg}	storage temperature		-55	+125	°C
T _{amb}	ambient temperature		-40	+85	°C
Tj	junction temperature		-	125	°C

8. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient		<u>11</u> 15.6	K/W
R _{th(j-c)}	thermal resistance from junction to case		[1] 6.3	K/W

^[1] Value for six layers board in still air with a minimum of 64 thermal vias.

9. Static characteristics

Table 6. Static characteristics[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
V_{DDA}	analog supply voltage		2.85	3.0	3.4	V
V_{DDO}	output supply voltage	CMOS mode	1.65	1.8	3.6	V
		LVDS DDR mode	2.85	3.0	3.6	V
I _{DDA}	analog supply current	f_{clk} = 125 Msps; f_i = 70 MHz	-	400	-	mA
I _{DDO}	output supply current	CMOS mode; f_{clk} = 125 Msps; f_i = 70 MHz	-	16	-	mA
		LVDS DDR mode: $f_{clk} = 125 \text{ Msps}; f_i = 70 \text{ MHz}$	-	82	-	mA
Р	power dissipation	ADC1112D125; analog supply only	-	1230	-	mW
		Power-down mode	-	24	-	mW
		Sleep mode	-	80	-	mW

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

 Table 6.
 Static characteristics
 [1]
 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Clock input	s: pins CLKP and CLKM					
Low-Voltage	Positive Emitter-Coupled Logic (LV	PECL)				
V _{i(clk)dif}	differential clock input voltage	peak-to-peak	-	±1.6	-	V
Sine						
$V_{i(clk)dif}$	differential clock input voltage	peak-to-peak	±0.8	±3.0	-	V
Low Voltage	Complementary Metal Oxide Semi	conductor (LVCMOS)				
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DDA}$	V
V _{IH}	HIGH-level input voltage		$0.7V_{DDA}$	-	-	V
Logic input	: pin CTRL					
V _{IL}	LOW-level input voltage		-	0	-	V
		LOW-medium level	-	$0.3V_{DDA}$	-	٧
		medium-HIGH level	-	0.6V _{DDA}	-	V
V _{IH}	HIGH-level input voltage		-	V_{DDA}	-	V
I _{IL}	LOW-level input current		-10	-	+10	μΑ
I _{IH}	HIGH-level input current		-10	-	+10	μA
	heral interface: pins CS, SDIO/OI	OS, SCLK/DFS				
V _{IL}	LOW-level input voltage		0	-	0.3V _{DDA}	V
V _{IH}	HIGH-level input voltage		0.7V _{DDA}	-	V_{DDA}	V
I _{IL}	LOW-level input current		-10	-	+10	μΑ
I _{IH}	HIGH-level input current		-50	-	+50	μA
Cı	input capacitance		-	4	-	pF
Digital outp	uts, CMOS mode: pins DA10 to D	A0, DB10 to DB0, OTRA, OTRB	and DAV			-
	s, V _{DDO} = 3 V					
V _{OL}	LOW-level output voltage		AGND	-	0.2V _{DDO}	V
V _{OH}	HIGH-level output voltage		0.8V _{DDO}	-	V_{DDO}	V
C _O	output capacitance	high impedance; see Table 10	-	3	-	pF
	s, V _{DDO} = 1.8 V	<u> </u>				•
V _{OL}	LOW-level output voltage		AGND	-	0.2V _{DDO}	V
V _{OH}	HIGH-level output voltage		0.8V _{DDO}	-	V _{DDO}	V
	uts, LVDS DDR mode: pins DA9_	DA10 P to LOW DA0 P. DA9 D.		OW DA0		
	P to LOW_DB0_P, DB9_DB10_M				,	
Output level	s, $V_{DDO} = 3 \text{ V only}$, $R_L = 100 \Omega$					
V _{O(offset)}	output offset voltage	output buffer current set to 3.5 mA	-	1.2	-	V
$V_{O(dif)}$	differential output voltage	output buffer current set to 3.5 mA	-	350	-	mV
Co	output capacitance		-	3	-	pF
Analog inpu	uts: pins INAP, INAM, INBP and IN	IBM				
l _l	input current		-5	-	+5	μΑ
R _I	input resistance		-	19.8	-	kΩ
C _I	input capacitance		-	2.8	-	pF
V _{I(cm)}	common-mode input voltage	$V_{INAP} = V_{INAM}; V_{INBP} = V_{INBM}$	0.9	1.5	2	V
ADC1112D125		ation provided in this document is subject to legal disclaimers.			NXP B.V. 2011. All r	iahte ro-
Product data		Rev. 2 — 3 March 2011		<u>©</u>	INAF D.V. ZUII. All I	ignts rese

ADC1112D125

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

 Table 6.
 Static characteristics
 [1]
 ...continued

NXP Semiconductors

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
B _i	input bandwidth	2 2 - 1 2 - 1 2 - 1 2	-	600	-	MHz
	•	nook to nook	1		2	V
V _{I(dif)}	differential input voltage	peak-to-peak	1	-		V
Common-m	ode output voltage: pins VCMA a	and VCMB				
$V_{O(cm)}$	common-mode output voltage		-	$0.5V_{DDA}$	-	V
$I_{O(cm)}$	common-mode output current		-	4	-	mA
I/O referenc	e voltage: pin VREF					
V_{VREF}	voltage on pin VREF	output	-	0.5 to 1	-	V
		input	0.5	-	1	V
Accuracy						
INL	integral non-linearity		-0.6	±0.12	+0.6	LSB
DNL	differential non-linearity	guaranteed no missing codes	-0.2	±0.06	+0.2	LSB
E _{offset}	offset error		-	±2	-	mV
E _G	gain error	full-scale	-	±0.5	-	%
$M_{G(CTC)}$	channel-to-channel gain matching		-	1.1	-	%
Supply						
PSRR	power supply rejection ratio	200 mV (p-p) on V_{DDA} ; $f_i = DC$	-	-37	-	dB

^[1] Typical values measured at $V_{DDA} = 3$ V, $V_{DDO} = 1.8$ V, $V_{amb} = 25$ °C; minimum and maximum values are across the full temperature range $T_{amb} = -40$ °C to +85 °C at $V_{DDA} = 3$ V, $V_{DDO} = 1.8$ V; $V_{INAP} - V_{INAM} = -1$ dBFS; $V_{INBP} - V_{INBM} = -1$ dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

10. Dynamic characteristics

10.1 Dynamic characteristics

Table 7. Dynamic characteristics[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Analog sig	nal processing					
α_{2H}	second harmonic level	$f_i = 3 \text{ MHz}$	-	88	-	dBc
		$f_i = 30 \text{ MHz}$	-	87	-	dBc
		f _i = 70 MHz	-	85	-	dBc
		f _i = 170 MHz	-	83	-	dBc
αзн	third harmonic level	$f_i = 3 \text{ MHz}$	-	87	-	dBc
		$f_i = 30 \text{ MHz}$	-	86	-	dBc
		$f_i = 70 \text{ MHz}$	-	84	-	dBc
		f _i = 170 MHz	-	82	-	dBc
THD	total harmonic distortion	f _i = 3 MHz	-	84	-	dBc
		f _i = 30 MHz	-	83	-	dBc
		f _i = 70 MHz	-	81	-	dBc
		f _i = 170 MHz	-	79	-	dBc
ENOB	effective number of bits	$f_i = 3 \text{ MHz}$	-	10.7	-	bits
		$f_i = 30 \text{ MHz}$	-	10.7	-	bits
		$f_i = 70 \text{ MHz}$	-	10.7	-	bits
		f _i = 170 MHz	-	10.6	-	bits
SNR	signal-to-noise ratio	$f_i = 3 \text{ MHz}$	-	66.2	-	dBFS
		$f_i = 30 \text{ MHz}$	-	66.2	-	dBFS
		$f_i = 70 \text{ MHz}$	-	66.0	-	dBFS
		f _i = 170 MHz	-	65.8	-	dBFS
SFDR	spurious-free dynamic range	f _i = 3 MHz	-	87	-	dBc
		f _i = 30 MHz	-	86	-	dBc
		f _i = 70 MHz	-	84	-	dBc
		f _i = 170 MHz	-	82	-	dBc
IMD	Intermodulation distortion	f _i = 3 MHz	-	89	-	dBc
		$f_i = 30 \text{ MHz}$	-	88	-	dBc
		f _i = 70 MHz	-	86	-	dBc
		f _i = 170 MHz	-	84	-	dBc
$\alpha_{ct(ch)}$	channel crosstalk	$f_i = 70 \text{ MHz}$	-	100	-	dBc

^[1] Typical values measured at V_{DDA} = 3 V, V_{DDO} = 1.8 V, T_{amb} = 25 °C; minimum and maximum values are across the full temperature range T_{amb} = -40 °C to +85 °C at V_{DDA} = 3 V, V_{DDO} = 1.8 V; $V_{INAP} - V_{INAM}$ = -1 dBFS; $V_{INBP} - V_{INBM}$ = -1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

10.2 Clock and digital output timing


Table 8. Clock and digital output timing characteristics[1]


14510 0.	Olock and digital output tilli	ing on a dotor is tios ==				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Clock tim	ing input: pins CLKP and CLK	CM				
f _{clk}	clock frequency		100	-	125	MHz
t _{lat(data)}	data latency time		-	14	-	clock cycles
δ_{clk}	clock duty cycle	DCS_EN = 1	30	50	70	%
		DCS_EN = 0	45	50	55	%
t _{d(s)}	sampling delay time		-	0.8	-	ns
t _{wake}	wake-up time		-	76	-	μS
CMOS mo	ode timing: pins DA10 to DA0,	DB10 to DB0 and DAV				
t _{PD}	propagation delay	DATA	-	3.9	-	ns
		DAV	-	4.2	-	ns
t _{su}	set-up time		-	5.7	-	ns
t _h	hold time		-	1.4	-	ns
t _r	rise time	DATA	[2] 0.5	-	2.4	ns
		DAV	0.5	-	2.4	ns
t _f	fall time	DATA	[2] 0.5	-	2.4	ns
	R mode timing: pins DA9_DA1 0_P to LOW_DB0_P, DB9_DB ²			_DA0_M,		
t _{PD}	propagation delay	DATA	-	3.9	-	ns
		DAV	-	4.2	-	ns
t _{su}	set-up time		-	1.4	-	ns
t _h	hold time		-	2.0	-	ns
t _r	rise time	DATA	[<u>3</u>] 50	100	200	ps
		DAV	50	100	200	ps
t _f	fall time	DATA	[<u>3</u>] 50	100	200	ps
٩						

^[1] Typical values measured at $V_{DDA} = 3 \text{ V}$, $V_{DDO} = 1.8 \text{ V}$, $V_{amb} = 25 ^{\circ}\text{C}$; minimum and maximum values are across the full temperature range $T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ at $V_{DDA} = 3 \text{ V}$, $V_{DDO} = 1.8 \text{ V}$; $V_{INAP} - V_{INAM} = -1 \text{ dBFS}$; $V_{INBP} - V_{INBM} = -1 \text{ dBFS}$; unless otherwise specified.

^[2] Measured between 20 % to 80 % of V_{DDO}.

^[3] Rise time measured from -50 mV to +50 mV; fall time measured from +50 mV to -50 mV.






10.3 SPI timings

Table 9. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SPI timing	gs					
tw(SCLK)	SCLK pulse width		-	40	-	ns
t _{w(SCLKH)}	SCLK HIGH pulse width		-	16	-	ns
tw(SCLKL)	SCLK LOW pulse width		-	16	-	ns
t _{su}	set-up time	data to SCLK HIGH	-	5	-	ns
		CS to SCLK HIGH	-	5	-	ns
t _h	hold time	data to SCLK HIGH	-	2	-	ns
		CS to SCLK HIGH	-	2	-	ns
f _{clk(max)}	maximum clock frequency		-	25	-	MHz

Typical values measured at V_{DDA} = 3 V, V_{DDO} = 1.8 V, T_{amb} = 25 °C; minimum and maximum values are across the full temperature range T_{amb} = -40 °C to +85 °C at V_{DDA} = 3 V, V_{DDO} = 1.8 V.



10.4 Typical characteristics




Fig 7. Capacitance as a function of frequency






Fig 8. Resistance as a function of frequency



T = 25 °C; V_{DD} = 3 V; f_i = 170 MHz; f_s = 125 Msps

- (1) DCS on
- (2) DCS off


Fig 9. SFDR as a function of duty cycle (δ)



T = 25 °C; V_{DD} = 3 V; f_i = 170 MHz; f_s = 125 Msps


- (1) DCS on
- (2) DCS off

Fig 10. SNR as a function of duty cycle (δ)



- (1) $T_{amb} = -40 \,^{\circ}\text{C/typical supply voltages}$
- (2) $T_{amb} = +25 \text{ °C/typical supply voltages}$
- (3) $T_{amb} = +90 \text{ °C/typical supply voltages}$

Fig 11. SFDR as a function of duty cycle (δ)



- (1) $T_{amb} = -40 \,^{\circ}\text{C/typical supply voltages}$
- (2) $T_{amb} = +25 \, ^{\circ}\text{C/typical supply voltages}$
- (3) $T_{amb} = +90 \,^{\circ}\text{C/typical supply voltages}$

Fig 12. SNR as a function of duty cycle (δ)




Fig 13. SFDR as a function of common-mode input voltage $(V_{I(cm)})$




Fig 14. SNR as a function of common-mode input voltage ($V_{I(cm)}$)

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

11. Application information


11.1 Device control

The ADC1112D125 can be controlled via the Serial Peripheral Interface (SPI control mode) or directly via the I/O pins (Pin control mode).

11.1.1 SPI and Pin control modes

The device enters Pin control mode at power-up and remains in this mode as long as pin $\overline{\text{CS}}$ is held HIGH. In Pin control mode, the SPI pins SDIO, $\overline{\text{CS}}$ and SCLK are used as static control pins.

SPI control mode is enabled by forcing pin \overline{CS} LOW. Once SPI control mode has been enabled, the device remains in this mode. The transition from Pin control mode to SPI control mode is illustrated in Figure 15.



When the device enters SPI control mode, the output data standard and data format are determined by the level on pin SDIO as soon as a transition is triggered by a falling edge on $\overline{\text{CS}}$.

11.1.2 Operating mode selection

The active ADC1112D125 operating mode (Power-up, Power-down or Sleep) can be selected via the SPI interface (see Table 21) or by using pin CTRL in Pin control mode.

Table 10. Operating mode selection via pin CTRL

Pin CTRL	Operating mode	Output high-Z
0	Power-down	yes
0.3V _{DDA}	Sleep	yes
0.6V _{DDA}	Power-up	yes
V_{DDA}	Power-up	no

11.1.3 Selecting the output data standard

The output data standard (CMOS or LVDS DDR) can be selected via the SPI interface (see <u>Table 24</u>) or by using pin ODS in Pin control mode. LVDS DDR is selected when ODS is HIGH, otherwise CMOS is selected.

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

11.1.4 Selecting the output data format

The output data format can be selected via the SPI interface (offset binary, two's complement or gray code; see <u>Table 24</u>) or by using pin DFS in Pin control mode (offset binary or two's complement). Offset binary is selected when DFS is LOW. When DFS is HIGH, two's complement is selected.


11.2 Analog inputs

11.2.1 Input stage

The analog input of the ADC1112D125 supports a differential or a single-ended input drive. Optimal performance is achieved using differential inputs with the common-mode input voltage ($V_{I(cm)}$) on pins INAP, INAM, INBP and INBM set to $0.5V_{DDA}$.

The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p) via a programmable internal reference (see <u>Section 11.3</u> and <u>Table 23</u>).

The equivalent circuit of the sample-and-hold input stage, including ElectroStatic Discharge (ESD) protection and circuit and package parasitics, is shown in Figure 16.



The sample phase occurs when the internal clock (derived from the clock signal on pin CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the clock signal goes LOW, the stage enters the hold phase and the voltage information is transmitted to the ADC core.

11.2.2 Anti-kickback circuitry

Anti-kickback circuitry (RC filter in <u>Figure 17</u> is needed to counteract the effects of charge injection generated by the sampling capacitance.

The RC-filter is also used to filter noise from the signal before it reaches the sampling stage. The value of the capacitor should be chosen to maximize noise attenuation without degrading the settling time excessively.


ADC1112D125

Product data sheet

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs




The component values are determined by the input frequency and should be selected so as not to affect the input bandwidth.

Table 11. RC coupling versus input frequency, typical values

Input frequency (MHz)	R (Ω)	C (pF)
3	25	12
70	12	8
170	12	8


11.2.3 Transformer

The configuration of the transformer circuit is determined by the input frequency. The configuration shown in Figure 18 would be suitable for a baseband application.



The configuration shown in <u>Figure 19</u> is recommended for high frequency applications. In both cases, the choice of transformer is a compromise between cost and performance.

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs




11.3 System reference and power management

11.3.1 Internal/external references

The ADC1112D125 has a stable and accurate built-in internal reference voltage to adjust the ADC full-scale. This reference voltage can be set internally via SPI or with pins VREF and SENSE (programmable in 1 dB steps between 0 dB and –6 dB via control bits INTREF[2:0] when bit INTREF_EN = logic 1; see <u>Table 23</u>). See <u>Figure 21</u> to <u>Figure 24</u>. The equivalent reference circuit is shown in <u>Figure 20</u>. An external reference is also possible by providing a voltage on pin VREF as described in <u>Figure 23</u>.

ADC1112D125

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs




If bit INTREF_EN is set to logic 0, the reference voltage is determined either internally or externally as detailed in <u>Table 12</u>.

Table 12. Reference selection

Selection	SPI bit INTREF_EN	SENSE pin	VREF pin	Full-scale (V (p-p))
Internal (<u>Figure 21</u>)	0	AGND	330 pF capacitor to AGND	2 V
Internal (<u>Figure 22</u>)	0	pin VREF cor via a 330 pF o	1 V	
External (Figure 23)	0	V_{DDA}	external voltage between 0.5 V and 1 V[1]	1 V to 2 V
Internal via SPI (Figure 24)	1	pin VREF cor via 330 pF ca	1 V to 2 V	

^[1] The voltage on pin VREF is doubled internally to generate the internal reference voltage.

<u>Figure 21</u> to <u>Figure 24</u> illustrate how to connect the SENSE and VREF pins to select the required reference voltage source.



11.3.2 Programmable full-scale

The full-scale is programmable between 1 V (p-p) to 2 V (p-p) (see Table 13).

Table 13. Programmable full-scale


INTREF	Level (dB)	Full-scale (V (p-p))
000	0	2
001	–1	1.78
010	-2	1.59
011	-3	1.42
100	-4	1.26
101	-5	1.12
110	-6	1
111	reserved	х

11.3.3 Common-mode output voltage (V_{O(cm)})

A 0.1 μ F filter capacitor should be connected between pin VCMA/VCMB and ground to ensure a low-noise common-mode output voltage. When AC-coupled, pin VCMA/VCMB can then be used to set the common-mode reference for the analog inputs, for instance via a transformer middle point.

ADC1112D125 **NXP Semiconductors**

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs




11.3.4 **Biasing**

The common-mode input voltage (V_{I(cm)}) on pins INAP/INBP and INAM/INBM should be set externally to $0.5V_{DDA}$ for optimal performance and should always be between 0.9~Vand 2 V (see Table 6).

11.4 Clock input


11.4.1 Drive modes

The ADC1112D125 can be driven differentially (LVPECL). It can also be driven by a single-ended LVCMOS signal connected to pin CLKP (pin CLKM should be connected to ground via a capacitor) or pin CLKM (pin CLKP should be connected to ground via a capacitor).




ADC1112D125

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs



11.4.2 Equivalent input circuit

The equivalent circuit of the input clock buffer is shown in Figure 28. The common-mode voltage of the differential input stage is set via internal 5 k Ω resistors.



Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

Single-ended or differential clock inputs can be selected via the SPI interface (see <u>Table 22</u>). If single-ended is enabled, the input pin (CLKM or CLKP) is selected via control bit SE_SEL.

If single-ended is implemented without setting bit SE_SEL to the appropriate value, the unused pin should be connected to ground via a capacitor.

11.4.3 Duty cycle stabilizer

The duty cycle stabilizer can improve the overall performance of the ADC by compensating the duty cycle of the input clock signal. When the duty cycle stabilizer is active (bit DCS_EN = logic 1; see <u>Table 22</u>), the circuit can handle signals with duty cycles of between 30 % and 70 % (typical). When the duty cycle stabilizer is disabled (DCS_EN = logic 0), the input clock signal should have a duty cycle of between 45 % and 55 %.

11.4.4 Clock input divider


The ADC1112D125 contains an input clock divider that divides the incoming clock by a factor of 2 (when bit CLKDIV = logic 1; see <u>Table 22</u>). This feature allows the user to deliver a higher clock frequency with better jitter performance, leading to a better SNR result once acquisition has been performed.

11.5 Digital outputs

11.5.1 Digital output buffers: CMOS mode

The digital output buffers can be configured as CMOS by setting bit LVDS_CMOS to logic 0 (see Table 24).

Each digital output has a dedicated output buffer. The equivalent circuit of the CMOS digital output buffer is shown in <u>Figure 29</u>. The buffer is powered by a separate AGND/V_{DDO} to ensure 1.8 V to 3.3 V compatibility and is isolated from the ADC core. Each buffer can be loaded by a maximum of 10 pF.




Dual 11-bit ADC: CMOS or LVDS DDR digital outputs


The output resistance is 50 Ω and is the combination of an internal resistor and the equivalent output resistance of the buffer. There is no need for an external damping resistor. The drive strength of both DATA and DAV buffers can be programmed via the SPI in order to adjust the rise and fall times of the output digital signals (see Table 31).

11.5.2 Digital output buffers: LVDS DDR mode

The digital output buffers can be configured as LVDS DDR by setting bit LVDS_CMOS to logic 1 (see Table 24).



Each output should be terminated externally with a 100 Ω resistor (typical) at the receiver side (<u>Figure 30</u>) or internally via SPI control bits LVDS_INT_TER[2:0] (see Figure 31 and Table 33).



The default LVDS DDR output buffer current is set to 3.5 mA. It can be programmed via the SPI (bits DAVI[1:0] and DATAI[1:0]; see <u>Table 32</u>) in order to adjust the output logic voltage levels.

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

Table 14. LVDS DDR output register 2

LVDS_INT_TER[2:0]	Resistor value (Ω)
000	no internal termination
001	300
010	180
011	110
100	150
101	100
110	81
111	60

11.5.3 DAta Valid (DAV) output clock

A data valid output clock signal (DAV) is provided that can be used to capture the data delivered by the ADC1112D125. Detailed timing diagrams for CMOS and LVDS DDR modes are provided in Figure 5 respectively. In LVDS DDR mode, it is highly recommended to shift ahead the DAV by 1 ns (bits DAVPHASE[2:0] = 0b100; see Table 25).

11.5.4 OuT-of-Range (OTR)

An out-of-range signal is provided on pin OTRA for ADC channel A and on pin OTRB for ADC channel B. The latency of OTRA/OTRB is fourteen clock cycles. The OTR response can be speeded up by enabling Fast OTR (bit FASTOTR = logic 1; see <u>Table 30</u>). In this mode, the latency of OTRA/OTRB is reduced to only four clock cycles (per ADC channel). The Fast OTR detection threshold (below full-scale) can be programmed via bits FASTOTR_DET[2:0].

Table 15. Fast OTR register

FASTOTR_DET[2:0]	Detection level (dB)
000	-20.56
001	-16.12
010	-11.02
011	-7.82
100	-5.49
101	-3.66
110	-2.14
111	-0.86

11.5.5 Digital offset

By default, the ADC1112D125 delivers output code that corresponds to the analog input. However, it is possible to add a digital offset to the output code via the SPI (bits DIG_OFFSET[5:0]; see Table 26).

11.5.6 Test patterns

For test purposes, the ADC1112D125 can be configured to transmit one of a number of predefined test patterns (via bits TESTPAT_SEL[2:0]; see <u>Table 27</u>). A custom test pattern can be defined by the user (TESTPAT_USER[10:3]; see <u>Table 28</u> and TESTPAT_USER[2:0]; see <u>Table 29</u>) and is selected when TESTPAT_SEL[2:0] = 101. The selected test pattern is transmitted regardless of the analog input.

11.5.7 Output codes versus input voltage

Table 16. Output codes

$V_{INAP} - V_{INAM}/V_{INBP} - V_{INBM}$	Offset binary	Two's complement	OTRA/OTRB pin
< -1	000 0000 0000	100 0000 0000	1
-1.0000000	000 0000 0000	100 0000 0000	0
-0.9990234	000 0000 0001	100 0000 0001	0
-0.9980469	000 0000 0010	100 0000 0010	0
-0.9970703	000 0000 0011	100 0000 0011	0
-0.996093	000 0000 0100	100 0000 0100	0
			0
-0.0019531	011 1111 1110	111 1111 1110	0
-0.0009766	011 1111 1111	111 1111 1111	0
0.0000000	100 0000 0000	000 0000 0000	0
+0.0009766	100 0000 0001	000 0000 0001	0
+0.0019531	100 0000 0010	000 0000 0010	0
			0
+0.9960938	111 1111 1011	011 1111 1011	0
+0.9970703	111 1111 1100	011 1111 1100	0
+0.9980469	111 1111 1101	011 1111 1101	0
+0.9990234	111 1111 1110	011 1111 1110	0
+1.0000000	111 1111 1111	011 1111 1111	0
> +1	111 1111 1111	011 1111 1111	1

11.6 Serial Peripheral Interface (SPI)

11.6.1 Register description

The ADC1112D125 serial interface is a synchronous serial communications port that allows easy interfacing with many commonly used microprocessors. It provides access to the registers that control the operation of the chip.

This interface is configured as a 3-wire type (SDIO as bidirectional pin)

Pin SCLK is the serial clock input and pin $\overline{\text{CS}}$ acts as the serial chip select.

Each read/write operation is initiated by a LOW level on \overline{CS} . A minimum of three bytes is transmitted (two instruction bytes and at least one data byte). The number of data bytes is determined by the value of bits W1 and W2 (see <u>Table 18</u>).

Table 17. Instruction bytes for the SPI

	MSB							LSB
								0
Bit	7	6	5	4	3	2	1	0
Description	R/W[1]	W1[2]	W0[2]	A12	A11	A10	A9	A8
	A7	A6	A5	A4	А3	A2	A1	A0

- [1] Bit R/\overline{W} indicates whether it is a read (logic 1) or a write (logic 0) operation.
- [2] Bits W1 and W0 indicate the number of bytes to be transferred (see Table 18).


Table 18. Number of data bytes to be transferred after the instruction bytes

W1	W0	Number of bytes transferred
0	0	1 byte
0	1	2 bytes
1	0	3 bytes
1	1	4 bytes or more

Bits A12 to A0 indicate the address of the register being accessed. In the case of a multiple byte transfer, this address is the first register to be accessed. An address counter is increased to access subsequent addresses.

The steps involved in a data transfer are as follows:

- 1. A falling edge on pin $\overline{\text{CS}}$ in combination with a rising edge on pin SCLK determine the start of communications.
- 2. The first phase is the transfer of the 2-byte instruction.
- 3. The second phase is the transfer of the data which can vary in length but is always a multiple of 8 bits. The MSB is always sent first (for instruction and data bytes).
- 4. A rising edge on pin \overline{CS} indicates the end of data transmission.




11.6.2 Default modes at start-up


During circuit initialization it does not matter which output data standard has been selected. At power-up, the device enters Pin control mode.

A falling edge on pin \overline{CS} triggers a transition to SPI control mode. When the ADC1112D125 enters SPI control mode, the output data standard (CMOS/LVDS DDR) is determined by the level on pin SDIO (see <u>Figure 33</u>). Once in SPI control mode, the output data standard can be changed via bit LVDS_CMOS (see <u>Table 24</u>).

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

When the ADC1112D125 enters SPI control mode, the output data format (two's complement or offset binary) is determined by the level on pin SCLK (gray code can only be selected via the SPI). Once in SPI control mode, the output data format can be changed via bit DATA_FORMAT[1:0] (see <u>Table 24</u>).





NXP Semiconductors

11.6.3 Register allocation map

Table 19. Register allocation map

Table 13.	Tregister anocati	•									
Address	Register name	Access		_			Bit definition				Default
(hex)			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	(bin)
0003	Channel index	R/W				RESERVE	D[5:0]		ADCB	ADCA	1111 1111
0005	Reset and operating mode	R/W	SW_ RST		RESERVE	D[2:0]	-	-	OP_MOI	DE[1:0]	0000 0000
0006	Clock	R/W	-	-	-	SE_SEL	DIFF_SE	RESERVED	CLKDIV	DCS_EN	0000 0001
8000	Internal reference	R/W	-	-	-	-	INTREF_EN	IN	TREF[2:0]		0000 0000
0011	Output data standard.	R/W	-	-	-	LVDS_ CMOS	OUTBUF	OUTBUS_SWAP	DATA_FOR	MAT[1:0]	0000 0000
0012	Output clock	R/W	-	-	-	-	DAVINV	DAVI	PHASE[2:0]		0000 1110
0013	Offset	R/W	-	-			DIG_OFFS	SET[5:0]			0000 0000
0014	Test pattern 1	R/W	-	-	-	-	-	TESTF	PAT_SEL[2:0]		0000 0000
0015	Test pattern 2	R/W				7	ESTPAT_USER[10:	3]			0000 0000
0016	Test pattern 3	R/W	TES	ΓΡΑΤ_L	JSER[2:0]	-	-	-	-	-	0000 0000
0017	Fast OTR	R/W	-	-	-	-	FASTOTR	FASTC	TR_DET[2:0]		0000 0000
0020	CMOS output	R/W	-	-	-	-	DAV_D	RV[1:0]	DATA_DF	RV[1:0]	0000 1110
0021	LVDS DDR O/P 1	R/W	-	-	RESERVED		DAVI[1:0]	RESERVED	DATAI	[1:0]	0000 0000
0022	LVDS DDR O/P 2	R/W	-	-	-	-	BIT_BYTE_WISE	LVDS_	INT_TER[2:0]		0000 0000

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

ADC A selected

Table 20. Channel index control register (address 0003h) bit description Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 2	RESERVED[5:0]	-	111111	reserved
1	ADCB	R/W		next SPI command for ADC B
			0	ADC B not selected
			1	ADC B selected
0	ADCA	R/W		next SPI command for ADC A
			0	ADC A not selected

1

Table 21. Reset and operating mode control register (address 0005h) bit description Default values are highlighted.

Bit	Symbol	Access	Value	Description
7	SW_RST	R/W		reset digital section
			0	no reset
			1	performs a reset on SPI registers
6 to 4	RESERVED[2:0]	-	000	reserved
3 to 2	-	-	00	not used
1 to 0	OP_MODE[1:0]	R/W		operating mode
			00	normal (Power-up)
			01	Power-down
			10	Sleep
			11	normal (Power-up)

Table 22. Clock control register (address 0006h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 5	-	-	000	not used
4	SE_SEL	R/W		single-ended clock input pin select
			0	CLKM
			1	CLKP
3	DIFF_SE	R/W		differential/single-ended clock input select
			0	fully differential
			1	single-ended
2	RESERVED	-	0	reserved
1	CLKDIV	R/W		clock input divide by 2
			0	disabled
			1	enabled
0	DCS_EN	R/W		duty cycle stabilizer
			0	disabled
			1	enabled

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

Table 23. Internal reference control register (address 0008h) bit description Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 4	-	-	0000	not used
3	INTREF_EN	R/W		programmable internal reference enable
			0	disabled
			1	active
2 to 0	2 to 0 INTREF[2:0] R/W		programmable internal reference	
			000	0 dB (FS = 2 V)
			001	−1 dB (FS = 1.78 V)
			010	−2 dB (FS = 1.59 V)
			011	−3 dB (FS = 1.42 V)
			100	−4 dB (FS = 1.26 V)
			101	−5 dB (FS = 1.12 V)
			110	−6 dB (FS = 1 V)
			111	reserved

Table 24. Output data standard control register (address 0011h) bit description Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 5	-	-	000	not used
4	LVDS_CMOS	R/W		output data standard: LVDS DDR or CMOS
			0	CMOS
			1	LVDS DDR
3	OUTBUF	R/W		output buffers enable
			0	output enabled
			1	output disabled (high-Z)
2	OUTBUS_SWAP	R/W		output bus swap
			0	no swapping
			1	output bus is swapped (MSB becomes LSB and vice versa)
1 to 0	DATA_FORMAT[1:0]	R/W		output data format
			00	offset binary
			01	two's complement
			10	gray code
			11	offset binary

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

Table 25. Output clock register (address 0012h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 4	-	-	0000	not used
3	DAVINV	R/W		output clock data valid (DAV) polarity
			0	normal
			1	inverted
2 to 0	DAVPHASE[2:0]	R/W		DAV phase select
			000	output clock shifted (ahead) by $6/16 \times t_{clk}$
			001	output clock shifted (ahead) by $5/16 \times t_{clk}$
			010	output clock shifted (ahead) by $4/16 \times t_{clk}$
			011	output clock shifted (ahead) by $3/16 \times t_{clk}$
			100	output clock shifted (ahead) by $2/16 \times t_{clk}$
			101	output clock shifted (ahead) by $1/16 \times t_{clk}$
			110	default value as defined in timing section
			111	output clock shifted (delayed) by $1/16 \times t_{clk}$ [1]

^[1] $t_{clk} = 1 / f_{clk}$

Table 26. Offset register (address 0013h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 6	-	-	00	not used
5 to 0 DIG_OFFSET[5:0] R/W		digital offset adjustment		
		011111	+31 LSB	
			000000	0
			100000	-32 LSB

Table 27. Test pattern 1 register (address 0014h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description	
7 to 3	-	-	00000	not used	
2 to 0	to 0 TESTPAT_SEL[2:0] R/W		digital test pattern select		
		000	off		
		001	mid scale		
			010	-FS	
			011	+FS	
			100	toggle '11111111'/'00000000'	
					101
			110	'01010101'	
		111	'10101010.'		

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

Table 28. Test pattern 2 register (address 0015h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 0	TESTPAT_USER[10:3]	R/W	0000 0000	custom digital test pattern (bits 10 to 3)

Table 29. Test pattern 3 register (address 0016h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 5	TESTPAT_USER[2:0]	R/W	000	custom digital test pattern (bits 2 to 0)
4 to 0	-	-	00000	not used

Table 30. Fast OTR register (address 0017h) bit description

Default values are highlighted.

Doraun	valace are riigriiigritea.			
Bit	Symbol	Access	Value	Description
7 to 4	-	-	0000	not used
3	FASTOTR	R/W		fast OuT-of-Range (OTR) detection
			0	disabled
			1	enabled
2 to 0 FAST	FASTOTR_DET[2:0]	R/W		set fast OTR detect level
			000	–20.56 dB
			001	–16.12 dB
			010	–11.02 dB
			011	–7.82 dB
			100	-5.49 dB
			101	−3.66 dB
			110	–2.14 dB
			111	–0.86 dB
			771	-0.86 ab

Table 31. CMOS output register (address 0020h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 4	-	-	00	not used
3 to 2	DAV_DRV[1:]	R/W		drive strength for DAV CMOS output buffer
			00	low
			01	medium
			10	high
			11	very high
1 to 0	DATA_DRV[1:0]	R/W		drive strength for DATA CMOS output buffer
			00	low
			01	medium
			10	high
			11	very high

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

Table 32. LVDS DDR output register 1 (address 0021h) bit description Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 6	-	-	00	not used
5	RESERVED	-	0	reserved
4 to 3	DAVI[1:0]	R/W		LVDS current for DAV LVDS buffer
			00	3.5 mA
			01	4.5 mA
			10	1.25 mA
			11	2.5 mA
2	RESERVED	-	0	reserved
1 to 0	DATAI[1:0]	R/W		LVDS current for DATA LVDS buffer
			00	3.5 mA
			01	4.5 mA
			10	1.25 mA
			11	2.5 mA

Table 33. LVDS DDR output register 2 (address 0022h) bit description Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 4	-	-	0000	not used
3	BIT_BYTE_WISE	R/W		DDR mode for LVDS output
			0	bit wise (even data bits output on DAV rising edge/odd data bits output on DAV falling edge)
			1	byte wise (MSB data bits output on DAV rising edge/LSB data bits output on DAV falling edge)
2 to 0	LVDS_INT_TER[2:0]	R/W		internal termination for LVDS buffer (DAV and DATA)
			000	no internal termination
			001	300 Ω
			010	180 Ω
			011	110 Ω
			100	150 Ω
			101	100 Ω
			110	81 Ω
			111	60 Ω

12. Package outline




Fig 35. Package outline SOT804-3 (HVQFN64)

ADC1112D125 All information provided in this document is subject to legal disclaimers

© NXP B.V. 2011. All rights reserved.

ADC1112D125

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

13. Abbreviations

Table 34. Abbreviations

145.5 5 11 7155.5	
Acronym	Description
ADC	Analog-to-Digital Converter
CMOS	Complementary Metal Oxide Semiconductor
DAV	DAta Valid
DCS	Duty Cycle Stabilizer
DFS	Data Format Select
ESD	ElectroStatic Discharge
FS	Full-Scale
IMD	InterModulation Distortion
LSB	Least Significant Bit
LVCMOS	Low Voltage Complementary Metal Oxide Semiconductor
LVDS DDR	Low Voltage Differential Signalling Double Data Rate
LVPECL	Low-Voltage Positive Emitter-Coupled Logic
MSB	Most Significant Bit
OTR	OuT-of-Range
SFDR	Spurious-Free Dynamic Range
SNR	Signal-to-Noise Ratio
SPI	Serial Peripheral Interface
TX	Transmitter
-	

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

14. Revision history

Table 35. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
ADC1112D125 v.2	20110303	Product data sheet	-	ADC1112D125 v.1	
Modifications:	Data sheet status changed from Preliminary to Product.				
	 Text and drawings updated throughout entire data sheet. 				
	 Section 10.4 	#Typical characteristics	<u>"</u> has been a	dded to the data sheet.	
	 Section 13 "Abbreviations" has been added to the data sheet. 				
ADC1112D125 v.1	20100806	Preliminary data shee	t -	-	

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

ADC1112D125

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Dual 11-bit ADC: CMOS or LVDS DDR digital outputs

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Ordering information	2
5	Block diagram	
6	Pinning information	
6.1	CMOS outputs selected	
6.1.1	Pinning	
6.1.2	Pin description	
6.2	LVDS DDR outputs selected	
6.2.1	Pinning	5
6.2.2	Pin description	6
7	Limiting values	7
8	Thermal characteristics	7
9	Static characteristics	7
10	Dynamic characteristics	. 10
10.1	Dynamic characteristics	
10.2	Clock and digital output timing	
10.3	SPI timings	
10.4	Typical characteristics	
11	Application information	. 16
11.1	Device control	
11.1.1	SPI and Pin control modes	
11.1.2	Operating mode selection	
11.1.3	Selecting the output data standard	
11.1.4	Selecting the output data format	. 17
11.2	Analog inputs	
11.2.1	Input stage	
11.2.2	Anti-kickback circuitry	
11.2.3	Transformer	
11.3	System reference and power management	
11.3.1	Internal/external references	
11.3.2	Programmable full-scale	
11.3.3	Common-mode output voltage (V _{O(cm)})	
11.3.4 11.4	Biasing	
11.4.1	Drive modes	
11.4.2	Equivalent input circuit	
11.4.3	Duty cycle stabilizer	
11.4.4	Clock input divider	
11.5	Digital outputs	
11.5.1	Digital output buffers: CMOS mode	
11.5.2	Digital output buffers: LVDS DDR mode	
11.5.3	DAta Valid (DAV) output clock	
11.5.4	OuT-of-Range (OTR)	
11.5.5	Digital offset	

Test patterns	27
Output codes versus input voltage	27
Serial Peripheral Interface (SPI)	27
Register description	27
Default modes at start-up	28
Register allocation map	30
Package outline	36
Abbreviations	37
Revision history	38
Legal information	39
Data sheet status	
Data Silect Status	39
Definitions	39 39
Definitions	39
Definitions	39 39
	Output codes versus input voltage. Serial Peripheral Interface (SPI) Register description. Default modes at start-up. Register allocation map. Package outline. Abbreviations Revision history Legal information

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.